中文 English

The Importance Of Product Burn-In Test


Product burn-in (BI) is an indispensable step in the production test flow to ensure good quality and a properly functioning product for the customer. Amkor takes pride in rating ‘quality delivered to the customer’ as one of the highest corporate virtues. See figure 1. Fig. 1: Defects per Million (DPM) and DPM goal reported over five years. Burned-in integrated circuits (ICs) have a ... » read more

Piecing Together Chiplets


Several companies are implementing the chiplet model as a means to develop next-generation 3D-like chip designs, but this methodology still has a long way to go before it becomes mainstream for the rest of the industry. It takes several pieces to bring up a 3D chip design using the chiplet model. A few large players have the pieces, though most are proprietary. Others are missing some key co... » read more

Will An Adhesion Promoter Prevent Delamination In Power Semiconductor Packages?


Power semiconductor packages are used in high temperature, high voltage environments. With the increase of electric vehicles (EVs) and hybrid electric vehicles (HEV) in the automotive market, demands on (and for) power packages have been growing. Packages for automotive applications must pass extensive testing for safety, therefore, packaging reliability is essential. As more semiconductor pack... » read more

Fan-Out Packaging Options Grow


Chipmakers, OSATs and R&D organizations are developing the next wave of fan-out packages for a range of applications, but sorting out the new options and finding the right solution is proving to be a challenge. Fan-out is a way to assemble one or more dies in an advanced package, enabling chips with better performance and more I/Os for applications like computing, IoT, networking and sma... » read more

High Thermal Die-Attach Paste Development For Analog Circuits


In recent years, various die attach (DA) materials have been developed to cope with the higher power dissipation requirements of semiconductor devices. DA materials based on metals such as solder or sintered silver (Ag) are used for very high heat generating power devices. While they show outstanding thermal performance, the mechanical properties of these materials are less than ideal. This lim... » read more

Digging Much Deeper With Unit Retest


Keeping test costs flat in the face of product complexity continues to challenge both product and test engineers. Increased data collection at package-level test and the ability to respond to it in a never-before level of detail has prompted device makers and assembly and test houses to tighten up their retest processes. Test metrology, socket contamination, and mechanical alignment have alw... » read more

Automotive Chip Shortages: An Assembly Perspective


Since March 2020, the pandemic has brought on scarcity in odd goods like toilet paper, baking flour and exercise equipment. The latest casualty is the auto industry as car production across the world has been hobbled by chip shortages. While much has been written about the role of semiconductor suppliers, foundries, wafer fab equipment, fires, and snowstorms in the chip shortages, we should als... » read more

Adding Value With Unit Level Traceability (ULT) In Automotive Packaging


Automotive product traceability has existed in one form or another for several decades. Traceability generally refers to tracking and tracing each component that comprises every subsystem in a car. Traditionally, this has been achieved with direct part marking on mechanical or electronic components, using 1D or 2D barcodes or radio-frequency identification (RFID). Since vehicle recalls are cost... » read more

Managing Wafer Retest


Every wafer test touch-down requires a balance between a good electrical contact and preventing damage to the wafer and probe card. Done wrong, it can ruin a wafer and the customized probe card and result in poor yield, as well as failures in the field. Achieving this balance requires good wafer probing process procedures as well as monitoring of the resulting process parameters, much of it ... » read more

Testing Analog Circuits Becoming More Difficult


Foundries and packaging houses are wrestling how to control heat in the testing phase, particularly as devices continue to shrink and as thermally sensitive analog circuits are added into SoCs and advanced packages to support everything from RF to AI. The overriding problem is that heat can damage chips or devices under test. That's certainly true for digital chips developed at advanced node... » read more

← Older posts