2014 Accellera Standards Are Built on Powerful Shoulders


By Adam Sherer Looking out at the fresh snow coating the landscape here in Buffalo, it’s tempting to look toward 2014 and focus only on the fresh and new. However, if I’ve learned anything about this city from the day I arrived here as a freshman EE in 1984, it’s that you don’t bury your foundation. Instead, you recognize it as your greatest strength, the powerful shoulders upon whic... » read more

A Perspective On Open Process Specification


It is the job of the Process Design Kit (PDK) engineers to deliver a high-quality PDK that properly represents the process requirements and constraints and supports the design flows used by their customers. The PDK engineer takes multiple inputs describing the process and the devices and circuitry in the process and generates the output in the form of OpenAccess technology libraries (techDB), d... » read more

Power’s Impact On Hierarchy Modification


RTL restructuring in which the logical hierarchy of a design is modified is usually done to manage complex designs. When power management is added to this task, new challenges crop up. Consider switchable power or voltage domains, which are a common way to manage power is to use switchable power or voltage domains. When implementing this technique, all the logic in such a domain must hang of... » read more

Power Resolutions For 2014


As the ball dropped at midnight in New York’s Time Square, signifying the beginning of 2014, many had already decided on their resolutions for the New Year. Others decide during the first few days of the New Year. Undoubtedly, consideration involves common resolutions that we fall back on year after year. Individuals might think about health, losing weight and becoming more fit. Others think ... » read more

EDA And IP Revenue Up Again


The EDA and IP market showed continued growth again in Q3 of 2013, according to just-released statistics from the EDA Consortium. Total revenue was $1.729 billion, up 6.8% from the $1.619 billion reported in the same period in 2012. Wally Rhines, board sponsor for EDAC’s Market Statistics Service and chairman and CEO of Mentor Graphics, said the numbers showed stability and growth, but no ... » read more

Experts At The Table: Yield And Reliability Issues With Integrating IP


Semiconductor Engineering sat down to discuss the impact of integrating IP in complex SoCs with Juan Rey, senior director of engineering at Mentor Graphics; Kevin Yee, product marketing director for Cadence’s SoC Realization Group; and Mike Gianfagna, vice president of marketing at eSilicon. What follows are excerpts of that conversation. SE: Do we need to move to subsystems or more restri... » read more

Blog Review: Jan. 2


ARM’s Lori Kate Smith has been scouring the market for cool devices. Her pick: the Epic Giveaway wrist computer for runners. She says the only drawback is the 10-hour battery life, but if you can run that long and still have some juice left in your body you probably need a GPS, instead. Mentor’s J VanDomelen has been tracking orders from the United Arab Emirates’ and its neighbors for ... » read more

Joe Costello To Get Back Into EDA?


While other writers in this world rely on gossip, there is a lot more that can come from hard work and paying attention. Perhaps one of the most famous and charismatic people from the EDA world is [getperson id="11147" p_name="Joe Costello"] – former CEO of [getentity id="22032" e_name="Cadence"] and still missed by many. Until recently he was CEO of a company called Orb Networks, a streamin... » read more

The End Is Near


Looking back is easier than looking forward, and looking narrow is easier than looking wide. In 2013, there were several fundamental changes. Change No. 1: IP is now a lucrative market. From Synopsys’ standpoint, it’s been a lucrative market for some time. But the acquisitions made by Cadence, beginning in late 2012, coupled with the push by ARM into the micro-server market and the flail... » read more

Where Is 2.5D?


After nearly five years of concentrated research, development, test chips and characterization, 2.5D remains a possibility for many companies but a reality for very few. So what’s taking so long and why hasn’t all of this hype turned into production runs instead of test chips? Semiconductor Engineering spent the past two months interviewing dozens of people on this subject, from chipmakers ... » read more

← Older posts Newer posts →