Navigating The Intersection Of Safety And Security


Vehicle systems and the semiconductors used within them are some of the most complex electronics seen today. In the past, electronics going into vehicle systems implemented flat architectures with isolated functions controlling various components of the power train and vehicle dynamics. However, to support the realization of Level 4 and Level 5 (L4/L5) autonomous driving, a massive restructure ... » read more

Blog Review: March 2


Arm's Charlotte Christopherson checks out SpiNNaker1, a project to develop a massively parallel, manycore supercomputer architecture that mimicked the interactions of biological neurons, and its follow up, SpiNNaker2, a hybrid system that combines statistical AI and neuromorphic computing. Cadence's Paul McLellan looks at open and generic PDKs that can be used by researchers and in education... » read more

Week In Review: Auto, Security, Pervasive Computing


Automotive Renesas and AVL Software and Functions are collaborating to support developers of automotive ISO 26262-compliant electronic control units (ECUs). Renesas sells automotive R-Car SoCs, RH850 automotive control MCUs, PMICs, and software for levels ASIL B to ASIL D of ISO26262, but even with automotive ISO26262 parts, ECU system development process is never plug and play. Functional saf... » read more

Blog Review: Feb. 16


Arm's Mark Nicholson explains the software side of the Morello project to implement a prototype security-focused architecture, presenting a high-level view of the software stacks and discussing the status and roadmap of a range of activities. Synopsys' Ron Lowman finds that as IoT technology and capabilities of portable devices expand, the deployment of 5G networks and interest in AI and aut... » read more

Blog Review: Feb. 9


Arm's Mark Inskip walks through how the Morello program built a demonstration of the architecture that enables fine-grained memory protection and highly scalable software compartmentalization based on the CHERI (Capability Hardware Enhanced RISC Instructions) architectural model, from IP development and SoC design to creating software and a demonstration board. Synopsys' Plamen Asenov and su... » read more

Do You Know For Sure Your RISC-V RTL Doesn’t Contain Any Surprises?


Given the relative novelty and complexity of RISC-V RTL designs, whether you are buying a commercially supported core or downloading a popular open-source offering, there is the small but non-zero risk of unwanted surprises escaping undetected into your end-product. In order of high-to-low probability, consider: The presence of a weird-yet-entirely-possible corner-case bug Bugs “insid... » read more

Dependable Verification Is The Foundation ICs Require


As our world becomes increasingly high-tech, it is easy to lose sight of the little things that make all of our fancy gadgets achieve optimal performance. The one thread that enables you to get all of the benefits of a new laptop, tablet, smartphone, or your automobile’s digital dashboard and connects the components that ensure best performance is the integrated circuit (IC). For as breath... » read more

Blog Review: Jan. 26


Arm's Mark Inskip shares how the Morello prototype architecture, aimed at improving the security of hardware, was developed, from the creation of the prototype architecture specification, followed by the design and implementation of a new CPU, through to the development of a new SoC, hardware platform, development tools, toolchains, and software. Cadence's Paul McLellan looks at how the RISC... » read more

Week In Review: Manufacturing, Test


Fabs Intel has announced plans for an initial investment of more than $20 billion in the construction of two new leading-edge fabs in Ohio. Planning for the first two factories will start immediately, with construction expected to begin late in 2022. Production is expected to come online in 2025. As part of the announcement, Air Products, Applied Materials, Lam Research and Ultra Clean Technol... » read more

Week In Review: Auto, Security, Pervasive Computing


Security Arm shipped a prototype CHERI-enabled Morello processor, SoC, and board, the first products coming from the security Morello research program that aims to make more secure hardware that will block certain common attacks. The first board prototypes are going to testing teams at Google, Microsoft, and other major stakeholders and partners across the industry and academia.  The UKRI (UK... » read more

← Older posts Newer posts →