Connecting quantum chips; HW trojans post-layout design RISC-V; thermal contact resistance; ferroelectric 5nm; emulating racetrack memories on FPGA; SAT-based attacks; RISC-V virtualization; improving ML model’s reliability; substrate routing for wire-bonding FBGA package design; stress Issue of vertical connections in 3D integration for HBM applications.
New technical papers recently added to Semiconductor Engineering’s library:
If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us posting links to papers. Please send suggestions (via comments section below) for what else you’d like us to incorporate.
More Reading
Technical Paper Library home
Leave a Reply