Why the digital circuit designer is the best person to define properties of assertion methods in case of incorrect design behavior during simulation.
PSL (Property Specification Language) is one of the easiest introductions to the world of design properties, assertions and coverage points to anybody familiar with Verilog HDL. The designer of a digital circuit has the best understanding of the operation of the circuit, which makes her or him the best person to define properties that will fire assertion messages in case of incorrect design behavior during simulation or provide valuable feedback to the testbench creator by showing that all desired behaviors were covered during verification. For this reason, the use of embedded PSL properties and assertions is highly beneficial to the engineers and makes their designs better.
To read more, click here.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply