Blog Review: July 6


Synopsys' Mike Gianfagna looks at how the data center paradigm has shifted in the last ten years with an exponential increase in the amount of data demanding new approaches to storage that rely on distributed networks. Cadence's Frank Schirrmeister explains multidisciplinary design analysis and optimization, or MDAO, and how it is being combined with machine learning models to enhance classi... » read more

Week In Review, Manufacturing, Test


Samsung announced initial production of its 3nm process node, which uses a gate-all-around (nanosheet) transistor structure that the company calls Multi-Bridge-Channel FET (MBCFET). The first-generation 3nm process can reduce power consumption by up to 45% compared with a 5nm process, as well as improve performance by 23% and reduce area by 16%, according to the company. The second-generation 3... » read more

Week In Review: Design, Low Power


IP, design Arm unveiled a number of new CPUs and GPUs. Based on the Armv9 architecture, the Cortex-X3 aims to improve single-threaded performance and targets a range of benchmarks and applications. The Cortex-A715 focuses on efficient performance, delivering a 20% energy efficiency gain and 5% performance uplift compared to Cortex-A710. In addition, the Cortex-A510 and DSU-110 were updated to ... » read more

Risks Rise As Robotic Surgery Goes Mainstream


As robotic-assisted surgery moves into the mainstream, so do concerns about security breaches, latency, and system performance. In the operating room, every second is critical, and technology failures or delays can be life-threatening. Robotic-assisted surgery (RAS) has around for a couple decades, but it is becoming more prevalent and significantly more complex. The technology often include... » read more

Blog Review: June 29


Synopsys' Emilie Viasnoff argues that optical sensors are critical building blocks of autonomous vehicles and that sensor digital twins have the potential to dramatically reduce the amount of field testing needed by using driving simulators for tasks ranging from design and testing to integration and autonomous driving system co-optimization. Siemens' Sumit Vishwakarma considers the evolutio... » read more

EDA Gaps At The Leading Edge


Semiconductor Engineering sat down to discuss why new approaches are required for heterogeneous designs, with Bari Biswas, senior vice president for the Silicon Realization Group at Synopsys; John Lee, general manager and vice president of the Ansys Semiconductor business unit; Michael Jackson, corporate vice president for R&D at Cadence; Prashant Varshney, head of product for Microsoft Azu... » read more

IC Reliability Burden Shifts Left


Chip reliability is coming under much tighter scrutiny as IC-driven systems take on increasingly critical and complex roles. So whether it's a stray alpha particle that flips a memory bit, or some long-dormant software bugs or latent hardware defects that suddenly cause problems, it's now up to the chip industry to prevent these problems in the first place, and solve them when they do arise. ... » read more

Blog Review: June 22


Arm's Andrew Pickard checks out a project at Sorbonne Université in Paris that is using the Cortex-M3 processor source code to model what is happening in the hardware at the microarchitectural level and find ways to prevent side-channel leakage of sensitive cryptographic information. Cadence's Paul McLellan digs into the development of high-NA EUV lithography and some of the challenges ahea... » read more

Power Domain Implementation Challenges Escalate


The number power domains is rising as chip architects build finer-grained control into chips and systems, adding significantly to the complexity of the overall design effort. Different power domains are an essential ingredient in partitioning of different functions. This approach allows different chips in a package, and different blocks in an SoC, to continue running with just enough power t... » read more

Week In Review: Design, Low Power


Tools, design, chips Altair, a provider of software and cloud services for CAE, HPC, simulation, and data analysis, acquired Concept Engineering, a provider of automatic schematic generation tools, electronic circuit and wire harness visualization platforms that provide on-the-fly visual rendering, and electronic design debug solutions. “Concept Engineering’s advanced, reactive visualizati... » read more

← Older posts Newer posts →