By Ed Sperling
Routing congestion has returned with a vengeance to SoC design, fueled by the advent of more third-party IP, more memory, a variety of new features, as well as the inability to scale wires at the same rate as transistors.
This is certainly not a foreign concept for IC design. The markets for place and route tools were driven largely by the need to automate this kind of operat...
» read more
