By Ed Sperling
Verification has always been the time-consuming part of designs. Even at 120nm and above, where power wasn’t much of an issue, verification accounted for an estimated 70 percent of the non-recurring engineering expense in a chip.
Since then, the tools to automate design have become more effective, but the complexity of designs has grown by leaps and bounds beyond those tools....
» read more
