Growing pressure to improve IC reliability in safety- and mission-critical applications is fueling demand for custom automated test pattern generation (ATPG) to detect small timing delays, and for chip telemetry circuits that can assess timing margin over a chip's lifetime.
Knowing the timing margin in signal paths has become an essential component in that reliability. Timing relationships a...
» read more
