2.5D vs. 3D-IC; physical AI; MES plus APC; phased array antennas; Scalable Matrix Extension.
Cadence’s Reela Samuel notes that as multi-die integration becomes the new engine of semiconductor performance, the decision between 2.5D and 3D-IC architectures shapes a design’s achievable bandwidth, energy efficiency, thermal limits, system size, and even program schedules.
Synopsys’ Thomas Andersen suggests that the deployment of physical AI will require the fusion of advanced electronics, sensors, and the principles of multiphysics to help intelligent machines perceive, interpret, and respond to the complexities of the physical world.
Siemens’ Kyle Fraunfelter and Melville Bryant describe an intelligent semiconductor manufacturing environment that combines manufacturing execution systems and advanced process control with automated material handling and digital twin technology to enable predictive maintenance, yield optimization, and real-time control.
Keysight’s Richard Duvall looks at how phased array antennas work, why they’re becoming critical to RF applications across a range of industries, and shares how to design and test them efficiently.
Arm’s Zenon Xiu checks out how the Scalable Matrix Extension (SME) architecture has been extended to introduce multi-vector instructions with multi-vector predication to enable increased vector processing throughput as well as new lookup table instructions to decompress 2b or 4b data to 8, 16, or 32-bit containers.
Ansys’ Jamie Gooch finds that 71% of manufactured products will be smart or connected within 36 months, with 61% of manufacturers ranking simulation as either extremely or very important for product development.
SEMI’s James Lam chats with Sergei Ivanov of Merck KGaA about new materials innovations, including hafnium and zirconium precursors for ALD and metal-free ligand exchange ALE for high-k materials.
And for a change of pace from reading, watch a recent video:
AI-Driven Collaboration In Chip Manufacturing and how agents can shorten time to market through secure sharing of data by machines.
Challenges In Testing Photonics In Chips and the impact of combining electrical and optical test in a single device.
Why digital and analog engineers must now find common ground with Changes In Mixed-Signal IC Verification.
Advanced Process Control In Semiconductor Manufacturing and the past, present, and future of managing wafer processes in the fab.
How production analytics can Improve IC System Quality And Performance over time.
LPDDR6 Is Not Just For Mobile Anymore as the go-to-DRAM for low-power devices is pushing beyond its roots.
New concerns and challenges for memory in AI data centers and the Critical Factors For Storing Data In DRAM.
Using AI/ML To Find And Correlate IC Test Data to pinpoint the root cause of low yield in chip manufacturing.
How to keep everything synchronized in a chiplet-based design with Multi-Die Verification.
The Rise Of AI Co-Processors and why keeping AI hardware current and relevant is becoming a challenge.
Coherent vs. non-coherent interfaces, heterogeneous vs. homogeneous, and other Benefits And Challenges Of Using Chiplets.
How in-device monitoring can improve the reliability and lifespan of semiconductors through Silicon Lifecycle Management.
Where Virtual Metrology In Semiconductor Manufacturing works best and why.
The potential of Virtual Twins is enormous, but building them is far from simple.
The Evolution of DRAM and how and why this tried-and-true memory is changing.
Using AI For Fault Detection And Classification In Manufacturing, supervised vs. unsupervised FDC, and the impact on yield.
The Challenges In Stacking HBM and what changes are needed to stack 24 layers of high-bandwidth memory.
Preparing For The Quantum Computing Age by designing chips and systems to withstand brute-force attacks by quantum computers.
Leave a Reply