How to simulate multi-core, multi-million-gate designs and still get chips out the door on time.
As system-on-chip (SoC) designs have grown in size, simulation technologies have had to evolve dramatically to keep pace. We’re now at an inflection point where both speed and capacity are essential and new simulation technologies are needed to meet the demands. In this paper, we’ll discuss how simulation has evolved and examine how new technologies such as the Cadence RocketSim Parallel Simulation Engine are eliminating the functional verification bottleneck.
To read more, click here.
New architectures, packaging approaches gain ground as costs increase, but shrinking features continues to play a role.
Four industry experts talk about what’s changing, how quickly, and where the limits are with AI.
Work begins on building a quantum computing ecosystem.
Progress on 3D-ICs, using HBM with fan-outs, and other new approaches.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Access to source code makes it attractive for custom applications, but gaps remain in the tool flow and in software.
Semiconductor design lags behind other industries in adopting the cloud, but there could be some good reasons for that. Change is difficult.
The term creates hope for some, fear for others, and confusion for all.
While CPUs continue to evolve, performance is no longer limited to a single processor type or process geometry.
Optimizing processor architectures requires a broader understanding data flow, latency, power and performance.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply