A new technical paper, “Early Functional Safety and PPA evaluation for faster digital design development,” was published by researchers at Politecnico di Torino and Synopsys.
Abstract
“The use of semiconductor devices in safety-critical applications is increasing in both volume and complexity. Applications in markets such as automotive, data centers, and aerospace have dependability requirements that impose additional safety and reliability metrics beyond the traditional Power, Performance, and Area (PPA). Semiconductor devices for safety-critical applications incorporate protection logic to enhance resilience against random failures (i.e., they are hardened). Although automation to optimize PPA and Time-to-Market (TTM) is well established, further effort is required to incorporate safety as a first-class metric in the design process. This paper presents a novel approach that supports safety requirements from Register Transfer Level (RTL) exploration through implementation, thereby minimizing costly design iterations. A Safety Specification Format (SSF) is used to explore different protection levels and safety mechanisms at the RTL stage and to seamlessly implement the selected configuration. The approach is evaluated on the CV32E40P and CVA6 open-source RISC-V processors and on ISCAS89 benchmarks. Validation is performed through trend comparison and quantitative correlation against traditional implementation methodologies across multiple designs.”
Find the technical paper here. May 2026.
M. Bartolomucci, D. Kingston, T. Cupaiuolo, A. Nardi and R. Cantoro, “Early Functional Safety and PPA Evaluation for Faster Digital Design Development.” 2026. Ieee.org. https://doi.org/10.1109/ACCESS.2026.3690084.
Leave a Reply