When is a complex chip design ready to be shipped to manufacturing?
How do you know when you sign off on a complex chip design that everything is going to work? There are more variables, more elements that need to be verified, and more waivers that need to be generated. Suresh Barla, senior director of field applications at Synopsys, talks about how to ensure that RTL is fully optimized for PPA targets in large designs that can include hundreds of millions of gates and dozens of design blocks, and that the netlist meets sign-off quality.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply