Converging workflows to deal with the intersection of rising system and scale complexity.
As more heterogeneous chips and different types of circuitry are designed into one system, that all needs to be simulated, verified and validated before tape-out. Aveek Sarkar, vice president of engineering at Synopsys, talks with Semiconductor Engineering about the intersection of scale complexity and systemic complexity, the rising number of corners, and the reduced margin with which to buffer a slew of physical effects.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply