Nvidia’s $2B investment in Synopsys, plus multi-year collaboration; Micron’s new HBM plant; China’s DDR5/LPDDR5X; global government fundings climb; GF’s latest photonics deal; Rapidus’ infusion; GPU versus TPU; TSMC’s 2nm fabs; ASIC acquisition; diamond chip foundry; data sharing in IC manufacturing; how Americans use AI; open-source chiplets.
Breaking news: Nvidia and Synopsys announced a multi-faceted, multi-year deal that includes everything from digital twins to CUDA programming, engineering, and marketing collaboration, and Nvidia’s $2B purchase of Synopsys stock.
[Updated 12/1]
Memory news:
Government investments in the industry are continuing globally:
GlobalFoundries acquired InfiniLink, a startup specializing in advanced optical data connectivity chips, including SerDes, optical transceiver chipsets and monolithic silicon photonics. GF also signed a deal with Rensselaer Polytechnic Institute to team up on education, research, and workforce development.
Meta is reportedly in discussions to use Google’s TPUs (tensor processing units) for Meta’s data centers. If finalized, the deal could slice into NVIDIA’s AI chip dominance.
Cadence released 10 new Verification IPs for emerging interfaces tuned for AI-based designs, including UALink, Ultra Ethernet, LPDDR6, UCIe 3.0, AMBA CHI-H, eUSB2, and UniPro 3.0.
NIST published its workshop report, AI with Open and Scaled Data Sharing in Semiconductor Manufacturing, demonstrating that “manufacturers, even competitors, can agree on a meaningful process for data sharing to achieve significant factory and company operational benefits.”
Financial releases this week: Analog Devices and Semtech.
Quick links to more news:
Global
In-Depth
Reports and Deals
New Technologies
Security
Automotive
Research
Events and Further Reading
Asia/Middle East/Africa
Americas:
Europe:
Semiconductor Engineering published its Systems and Design newsletter this week, featuring these top stories:
AI Plays Multiple Roles Within EDA
FPGAs Find New Workloads In The High-Speed AI Era
The Real-World Impact Of Silicon Lifecycle Management On Chip Architectures
More reporting this week:
Opinion: Spray and Pray Wastes Power
Two Tech Talks: Challenges in Testing Photonics In Chips and AI-Driven Collaboration In Chip Manufacturing.

Deals and Fundings:
Reports:
Think Tanks/Opinions:
Improving IC System Quality And Performance: Alex Burlak at proteanTecs talks about how to identify potential defects in manufacturing, how to determine how close chips are to failure while operating in the field, and how to optimize the interplay between voltage and timing to improve power efficiency.
Princeton researchers developed a diamond-based quantum sensor with a technique that probes real materials directly.
Brewer Science and imec will co-present new thin interposer assembly and flash-lamp debonding research at EPTC in Singapore in early December.
MIT, ORNL and other researchers found that 11.7% of the U.S. labor force can be replaced by current AI technical capabilities, equating to $1.2T in wages. It is important to note the study “measures technical exposure where AI can perform occupational tasks—not displacement outcomes.”
More academic papers:
Also find more research in this week’s technical paper roundup.
Beneq released its second-generation ALD platform for wide bandgap power and RF devices, featuring a flow-optimized, 25-wafer mini-batch thermal ALD reactor with high deposition rates and single-digit-second cycle times for common ALD oxides and nitrides.
Tachyum open-sourced its version of DDR5 DIMM, which it calls TDIMM, that can provide 281GB/s bandwidth. It expects power consumption to be 30% higher for 2x bandwidth.
Kneron uncorked an NPU chip capable of running LLMs and full Mamba networks at the edge.
GigaDevice debuted high-performance dual-voltage xSPI NOR flash with a 1.8 V core and 1.2 V I/O design.
Anthropic introduced Claude Opus 4.5, claiming it beats its predecessors in vision, reasoning, and math skills.
Infineon announced that AMD tested its 64 Mb HYPERRAM memory and HYPERRAM controller IP for use with the AMD Spartan UltraScale+ FPGA SCU35 Evaluation Kit, enabling the AMD MicroBlaze V soft-core RISC-V processor with cost-effective HBM.
Think tank IAPS weighed in on the recent Anthropic agentic AI cyberattack, recommending more investments in measurement science and cyber evaluations of AI models under real-world conditions, securing high-value targets with foundational security practices, and incentives to developers to implement differential access strategies.
Japan’s chip plants will now have to adopt cybersecurity protections in order to receive subsidies, reports Nikkei.
SEALSQ and Quobly, a silicon-based quantum microelectronics company, partnered to advance secure and scalable quantum technologies by combining SEALSQ’s expertise in post-quantum security and Quobly’s silicon-based quantum computing platform.
Crypto4A Technologies Inc., a quantum-safe cybersecurity solutions company, launched QxVault, a secrets management platform that integrates a FIPS 140-3 Level 3 compliant HSM for robust management of secrets.
Security Research:
CISA issued new alerts/advisories.
Chinese EV maker NIO plans to license its internally developed autonomous driving chip technology to its automotive and robotic customers.
ACEA released a report on new car registrations showing that up through October 2025, battery-electric cars accounted for 16% of the EU market share, an increase from the previous year’s 13%.
In order to offset fuel duty revenue, the U.K. plans to levy a pay-per-mile tax on EVs and plug-in hybrid vehicles starting April 2028. EV owners will have to pay 3 pence per mile, while plug-in hybrid owners will pay 1.5 pence.
The Economist looks at why the self-driving taxi revolution is ‘Waymo complicated than it looks.’
Auto and battery research:
Upcoming webinars are here, including:
Find upcoming chip industry events here, including:
| EVENTS | Date | Location |
|---|---|---|
| PDF Solutions 2025 Users Conference | Dec 3 – 4 | Santa Clara, CA |
| GSA Awards 2025 | Dec 4 | Santa Clara, CA |
| 2025 UCLA CHIPS Symposium | Dec 4 | UCLA |
| IEDM 2025: IEEE International Electron Devices Meeting | Dec 6 – 10 | San Francisco |
| SEMICON Japan | Dec 17 – 19 | Tokyo |
| CES 2026 | Jan 6 – 9 | Las Vegas |
| Industry Strategy Symposium: ISS 2026 | Jan 11 – 14 | Half Moon Bay, CA |
| SPIE Photonics West | Jan 17 -22 | San Francisco |
| Hybrid Bonding Symposium | Jan 22 – 23 | Virtual and In-Person Silicon Valley |
| Find all events here. | ||
Semiconductor Engineering’s latest newsletters:
Systems and Design
Low Power-High Performance
Test, Measurement and Analytics
Manufacturing, Packaging and Materials
Automotive, Security and Enabling Technologies
Leave a Reply