中文 English
Knowledge Center
Navigation
Knowledge Center

Universal Verification Methodology (UVM)

Verification methodology
popularity

Description

The Universal Verification Methodology (UVM) is an open source SystemVerilog library allowing creation of reusable verification components and assembling test environments utilizing constrained random stimulus generation and functional coverage methodologies. UVM is a combined effort of designers and tool vendors, based on the successful OVM and VMM methodologies.

UVM 1.0 was released in early 2011 with a stable version (1.1) mid year. A reference implementation was available in 2012. The latest release is UVM 2017-1.0 Reference Implementation, which was released in November 2018.