Knowledge Center
Knowledge Center

Power Management Coverage

Ensuring power control circuitry is fully verified


Functional coverage is widely used in the industry to measure the quality of a verification effort and to answer the basic question, “Am I done verifying my design?” Similarly, functional coverage can be used to gauge-and quantitatively measure-the quality and completeness of the power simulations. This is done by first creating a coverage model around the power control elements of the design, then managing the verification effort efficiently to optimize the collection of coverage data.

Power closure is achieved in two steps:

  • Coverage model design for power intent
  • Coverage-based closure of power goals

Coverage Model Design for Power Intent

Once the features of interest have been extracted from the design and captured in the verification plan, the next step is to quantify the functionality that needs to be tested. This step is typically referred to as coverage model design.

For low-power verification, how well the power intent has been functionally verified is measured by using functional coverage models to capture power intent. The cover groups needed to collect and capture metrics for low-power simulations are also created.

These cover groups collect coverage for all power control signals, and track all power domains and power modes being exercised as well as mode transitions including illegal modes.

Coverage-Based Closure of Power Goals

What does “closure” really mean in the context of achieving power goals? Power closure is formally defined as achieving predefined verification goals using specified metrics such as coverage.

Page contents originally provided by Cadence Design Systems


Tech Talk: Power Signoff


Formal Signoff


Planning Out Verification


Tech Talk: eFPGA Test


Tech Talk: Better Coverage

Related Technologies