Knowledge Center

Knowledge Center

Gate-All-Around FET

A possible replacement transistor design for finFETs.


As the fin width in a finFET approaches 5nm, channel width variations could cause undesirable variability and mobility loss. One promising and futuristic transistor candidate--gate-all-around FET--could circumvent the problem. Considered the ultimate CMOS device in terms of electrostatics, gate-all-around is a device in which a gate is placed on all four sides of the channel. It’s basically a silicon nanowire with a gate going around it. In some cases, the gate-all-around FET could have InGaAs or other III-V materials in the channels.

In the lab, several entities are working on the gate-all-around FET. For example, IBM recently described a gate-all-around silicon nanowire FET, which achieved a nanowire pitch of 30nm and a scaled gate pitch of 60nm. The device had an effective nanowire dimension of 12.8nm.

In IBM’s gate-all-around fabrication process, two landing pads are formed on a substrate. The nanowires are formed and suspended horizontally on the landing pads. Then, vertical gates are patterned over the suspended nanowires. In doing so, multiple gates are formed over a common suspended region.

A spacer is formed. Then, the silicon nanowires are cut outside the gate region, according to IBM. In-situ doped silicon epitaxy is then grown from the exposed cross sections of the silicon nanowires at the edge of the spacer, according to IBM. Conventional self-aligned, nickel-based silicide contacts and copper interconnects were used to complete the device.

There are other versions of gate-all-around. For example, the National University of Singapore, Soitec and Leti recently described a Ge gate-all-around nanowire PFET. With a wire width of 3.5nm, the device was integrated with a phase change material, Ge2Sb2Te5 (GST), as a liner stressor, thereby boosting the mobility.

In addition, National Cheng Kung University has developed a stacked silicon nanowire MOSFET. The MOSFET, which can be classified as a gate-all-around FET, also makes use of a silicon-on-insulator (SOI) substrate. A flexible doping scheme has also been devised to enable high-performance and low-operating power designs with the technology.

Using silicon/silicon-germanium superlattice epitaxy and an in-situ doping process for stacked wires, researchers have developed a stacked, four-wire gate-all-around FET. The gate-length for the device is 10nm. Both the channel width and the height are 10nm, based on an electrostatic scale length of 3.3nm. The device has an off-state current (Ioff) ≤100 nA/μm at VDD=0.68 V.

“Threshold voltage doping (schemes) for stacked wires is far different than for conventional approach, especially when multiple layers of transistors are integrated on the same substrate,” according to a paper from the university. “Leaving the channel undoped has an advantage in mobility and is expected to relieve the issue of random dopant fluctuation, but it does not meet the need for multi-Vt design being commonly used in SoC applications. Instead, different gate work functions (or gate materials) will be needed for different Vt’s, and hence, such undoped approach would be even more complicated.”

Researchers have implemented a different approach. “During epitaxy process, the in-situ doped channel is implemented for each of the stacked wires,” according to researchers. “Doped stacked-GAA MOSFETs provide flexible options for Vt adjustment.”


Advertise Here
Advertise your products or services directly

Advertise Here
Advertise your products or services directly



We want to hear from you. If you have any comments or suggestions about this page, please send us your feedback.